

# **A Filter for Digitally Processing an Analog Input Signal with Analog Feedback**

## **Inventors:**

**William A. Burkland  
Jonathan S. McCalmont**

## **Field of the Invention**

**[0001]** The invention relates generally to filtering analog input signals using a digital filter.

## **BACKGROUND OF INVENTION**

**[0002]** Many applications implemented in integrated circuits (ICs) require filtering of analog signals. Stable filters that can be implemented using standard CMOS processing technology without requiring accurate matching of analog components are highly desirable.

**[0003]** A common active analog filter used in integrated circuits is the switched-capacitor IC filter. The switched-capacitor IC filter rapidly charges and discharges a capacitor to create a resistance equivalent to that used in a passive filter. The filter can thus be tuned by changing the switch clocking frequency. Although they alleviate the problems of producing high value resistors on a semiconductor wafer, these filters are generally noisy. Additionally, although these filters provide flexibility in changing the effective resistance value in accordance with adjusting the switching rate, these switched-capacitor filters must still be accurately matched (e.g. impedance) with other analog components.

**[0004]** It is highly desirable to use digital filtering of analog input signals to avoid the matching problems of analog filters. Furthermore, it is easier to implement programmable filters in the digital domain than in the analog domain. Digital filters that use feed forward paths from the input signal are stable. However, digital filters with feedback loops can be unstable.

**[0005]** It is highly desirable to have a stable filter for analog signals that incorporate feedback while alleviating the matching requirements of associated with analog filters.

#### **SUMMARY OF THE INVENTION**

**[0006]** The present invention provides embodiments of a system and a method for filtering an analog input signal using a digital filter and analog feedback. A system for filtering an analog input signal using a digital filter and analog feedback in accordance with an embodiment of the present invention comprises a signal combiner for producing an analog output signal based upon an analog input signal and one or more analog feedback signals, an analog-to-digital converter for converting the analog output signal into a digital data stream, the converter being communicatively coupled to receive the analog output signal from the signal combiner; a digital signal processing unit for filtering the digital data stream being communicatively coupled to receive the digital data stream from the converter and to send at least one digital output signal to an analog feedback module for producing the one or more analog feedback signals based on the at least one digital output signal; and the analog feedback module being communicatively coupled to send the one or more analog feedback signals to the signal combiner.

**[0007]** A method for filtering an analog input signal using a digital filter and analog feedback in accordance with an embodiment of the present invention comprises producing an analog output signal based upon an analog input signal and one or more analog feedback signals, converting the analog output signal into a digital data stream, applying a first digital transfer function to the digital data stream resulting in a first digital output signal, and converting the first digital output signal to one of the one or more analog feedback signals.

## **BRIEF DESCRIPTION OF THE DRAWINGS**

[0008] The figures depict one or more embodiments of the present invention for purposes of illustration only. One skilled in the art will readily recognize from the following discussion that alternative embodiments of the structures and methods illustrated herein may be employed without departing from the principles of the invention.

[0009] Figure 1 illustrates a block diagram of a system for filtering an analog input signal using a digital filter and analog feedback in accordance with an embodiment of the present invention.

[0010] Figure 2 illustrates a system for digitally filtering an analog input signal and providing analog feedback in accordance with another embodiment of the present invention.

[0011] Figure 3 illustrates examples of an analog feedback module for use in a system in accordance with embodiments of the present invention.

[0012] Figure 4 illustrates an example of a digital-to-analog converter for use as a demodulator in a system for digitally filtering an analog input signal and providing analog feedback in accordance with another embodiment of the present invention.

[0013] Figure 5 illustrates a method for filtering an analog input signal using a digital filter and analog feedback in accordance with another embodiment of the present invention.

## **DETAILED DESCRIPTION OF THE DRAWINGS**

[0014] Figure 1 illustrates a block diagram of a system 100 for filtering an analog input signal using a digital filter and analog feedback in accordance with an embodiment of the present invention. The system comprises a signal combiner 104 for producing an analog output signal  $V_A$  based upon an analog input signal  $V_{IN}$  and one or more analog feedback signals  $116_N$ , an analog-to-digital converter 106, a digital filter 108, and an analog feedback module 112. The

signal combiner 104 receives the analog input signal  $V_{IN}$  and is communicatively coupled to receive the one or more analog feedback signals  $116_N$  from the analog feedback module 112. The A/D Converter 106 is communicatively coupled to the signal combiner 104 to receive analog output signal  $V_A$  which it 106 converts into a digital data stream of a number of bits (e.g. one bit). Digital filter 108 is communicatively coupled to the A/D Converter 106 to receive the digital version of  $V_A$  for digital signal processing. The analog feedback module 112 is communicatively coupled to receive one or more output digital signals  $118_N$  from the digital filter 108 which it processes into the one or more analog feedback signals  $116_N$  sent to the signal combiner 104.

**[0015]** Figure 2 illustrates a system 200 in accordance with another embodiment of the present invention including a feedback circuit including analog circuitry. The filter illustrated in Figure 2 uses a topology similar to a second order universal block filter. Moreover, the filter in Figure 2 may be implemented using standard complementary metal-oxide semiconductor (CMOS) circuitry processing and/or mixed-signal CMOS.

The system 200 comprises a summing amplifier 202, a sigma-delta modulator 204 having a gain  $a_1$ , a first integrator 206, a first demodulator 218 having a gain  $a_2$ , a second integrator 212, a second demodulator 220 having a gain  $a_3$ , and resistances  $R_1$ ,  $R_2$ ,  $R_3$  and  $R_4$ . The summing amplifier 202, an example of a signal combiner 104, receives an analog input signal  $V_{IN}$  over input resistance  $R_1$ . The summing amplifier 202, which in this example is implemented as an operational amplifier, has its positive input grounded and its negative input connected to receive  $V_{IN}$  and analog feedback signals  $116_1$ ,  $116_2$  and  $116_3$  respectively over feedback resistances  $R_2$ ,  $R_3$  and  $R_4$ . In this embodiment, a sigma-delta modulator 204 performs analog to digital conversion. The modulator 204 converts an analog input signal into a digital data stream by

modulating the output pulse density. The sigma-delta modulator has a clock frequency,  $f_{clk}$ , that is set at a rate (e.g. at least the Nyquist frequency of twice the center frequency  $f_0$  desired for the passband) for sampling the input signal. The design of a sigma-delta modulator is generally such that resolution in time can be traded for resolution in amplitude, allowing imprecise analog components to be used without degrading the resulting output. The sigma-delta modulator 204 receives the analog output signal, samples it at a frequency derived from the clock frequency  $f_{clk}$  by which the modulator 204 operates, and produces a digital data stream of a number of bits. In this illustrated example, the number of bits is one so that the digital data stream is a one-bit digital data stream. The sigma-delta modulator 204 also applies a gain factor of  $a_1$  to the digital data stream. This embodiment 200 includes two integrators 206, 212 for digital filtering. A first integrator 206 including, a digital signal combiner 210 and a digital unit delay represented by  $z^{-1}$  208, receives the one-bit gain-added digital data stream. The digital output signal 118<sub>2</sub> from digital unit delay represented by  $z^{-1}$  208 is combined by the digital signal combiner 210 with the digital version of  $V_A$  so that the bit being received by the digital signal combiner 210 is added to one or more previous bit signals resulting in a digital bandpass output signal  $V_{BP}$ . This digital output signal 118<sub>2</sub> may also be output to another circuit for processing. As illustrated in Figure 2, the digital signal 118<sub>2</sub> is also forwarded to a first demodulator 218 which converts the digital bandpass output signal  $V_{BP}$  into the analog feedback signal 116<sub>2</sub> which includes an added gain of  $a_2$ . The analog feedback signal 116<sub>2</sub> is transferred across feedback resistance  $R_3$  to the input of the summing amplifier 202. The resistances in this system may be implemented in any of a number of ways including via active devices, passive devices or a combination thereof. In one example, the resistances are implemented as switched capacitances.

Another communication path is also provided for the digital bandpass output signal  $V_{BP}$ . The second integrator 212 receives the bandpass output signal  $V_{BP}$ . In this example, the integrator 212 also comprises a digital signal combiner 216 for receiving  $V_{BP}$  and a digital unit delay represented by  $z^{-1}$  214 so that the bit being received by the integrator is added to one or more previous bit signals resulting in a digital lowpass output signal  $V_{LP}$ . This digital lowpass output signal  $V_{LP}$  may be output to another circuit for processing. As illustrated in Figure 2, this digital output signal 118<sub>2</sub> is also forwarded to a second demodulator 220 which converts the digital output signal 118<sub>2</sub> into the analog feedback signal 116<sub>3</sub> including an added gain of  $a_3$ . This analog feedback signal 116<sub>3</sub> is transferred across feedback resistance  $R_4$  to the input of the summing amplifier 202. The sigma-delta modulator, the integrators, and the demodulators are programmable so that adjustments in the center frequency, sampling rate, and decimation rate may be changed. In this illustration, an embodiment of the analog feedback module 112 includes the demodulators 218 and 220 and the resistances  $R_3$  and  $R_4$ .

**[0016]** A transfer function for this filter can be solved by writing out the equations and reducing to the input/output variables.

$$\frac{V_{IN}}{R_1} + \frac{V_A}{R_2} + \frac{a_2 V_{BP}}{R_3} + \frac{a_3 V_{LP}}{R_4} = 0$$

$$(a_1 V_A + V_{BP})z^{-1} = V_{BP}$$

$$(V_{BP} + V_{LP})z^{-1} = V_{LP}$$

Combining these gives

$$\frac{V_{IN}}{R_1} + \frac{z-1}{a_1 R_2} V_{BP} + \frac{a_2}{R_3} V_{BP} + \frac{a_3}{R_4} \frac{1}{z-1} V_{BP} = 0$$

$$-\frac{a_1 R_2}{R_1} (z-1) V_{IN} = \left[ (z-1)^2 + \frac{a_1 a_2 R_2}{R_3} (z-1) + \frac{a_1 a_3 R_2}{R_4} \right] V_{BP}$$

$$\frac{V_{BP}}{V_{IN}} = \frac{-\frac{a_1 R_2}{R_1} (z-1)}{(z-1)^2 + \frac{a_1 a_2 R_2}{R_3} (z-1) + \frac{a_1 a_3 R_2}{R_4}}$$

A second-order bandpass filter will have a transfer function of the form

$$G(s) = \frac{H_o \frac{\omega_o}{Q} s}{s^2 + s \frac{\omega_o}{Q} + \omega_o^2}$$

Substitute

$$z = e^{sT} \approx 1 + sT \quad T = \frac{1}{f_{clk}}$$

$$\frac{V_{BP}}{V_{IN}} = \frac{-\frac{a_1 R_2}{R_1} (sT)}{(sT)^2 + \frac{a_1 a_2 R_2}{R_3} (sT) + \frac{a_1 a_3 R_2}{R_4}}$$

By inspection

$$\omega_o^2 = \left( \frac{a_1 a_3 R_2}{R_4} \right) \frac{1}{T^2}$$

$$\frac{\omega_o}{Q} = \left( \frac{a_1 a_2 R_2}{R_3} \right) \frac{1}{T} \quad Q = \omega_o T \left( \frac{R_3}{a_1 a_2 R_2} \right)$$

$$H_o \frac{\omega_o}{Q} = - \left( \frac{a_1 R_2}{R_1} \right) \frac{1}{T}$$

Therefore:

$$f_o = \frac{f_{clk}}{2\pi} \sqrt{\frac{a_1 a_3 R_2}{R_4}}$$

$$Q = \frac{R_3}{a_1 a_2 R_2} \sqrt{\frac{a_1 a_3 R_2}{R_4}}$$

$$H_{\text{OBP}} = -\frac{R_3}{a_2 R_1}$$

Solving for the transfer function to the low pass output gives the same  $f_o$  and  $Q$ , but

$$H_{\text{OLP}} = -\frac{R_4}{a_3 R_1}$$

[0017] Figure 3 illustrates two examples 220, 218 of an analog feedback module 112 for use in a system in accordance with an embodiment of the present invention such as the system embodiment 200. For illustrative purposes, these examples 220, 218 are discussed in the context of Figure 2. The feedback module or demodulator 218 includes a first gain module 306 and a digital to analog (D/A) converter 310 which receives the digital bandpass signal  $V_{\text{BP}}$  from integrator 206. The feedback module or demodulator 220 includes a first gain module 308 and a digital to analog (D/A) converter 312 which receives the digital lowpass signal  $V_{\text{LP}}$  from integrator 212.

[0018] Integrator 206 may be embodied as a 16-bit integrator. The  $A_2$  gain module 306 is coupled to receive the digital bandpass output signal  $V_{\text{BP}}$  from the first integrator 206 and add gain to the signal in order to generate a gain added digital bandpass output signal. In one embodiment, each of the gain modules 306 and 308 may be implemented by a bit shifter that shifts its respective digital output signal in two's complement form a number of bits to the left, the number of bits representing a respective gain factor. For example, the gain module 306 shifts the 16 bits output from integrator 206 5 bits to the left for a gain of  $2^5$ . The D/A converter 310 is coupled to the  $A_2$  gain module 306 to receive the gain added digital bandpass output signal and



converts it to analog form which as illustrated in Figure 2 is coupled via resistance  $R_3$  to an analog feedback input of the summing amplifier 202.

**[0019]** As illustrated in the embodiment for Figure 3, integrator 212 may be embodied as a 24-bit integrator.  $A_3$  gain module 308 is coupled to receive the digital lowpass output signal  $V_{LP}$  from the second integrator 212 and adds gain to the signal in order to generate a gain added digital lowpass output signal. The  $A_3$  gain module 308 includes a bit shifter that shifts the 24 bits output from the second integrator 212 six (6) bits to the left for a gain of  $2^6$ . D/A converter 312 is coupled to the  $A_3$  gain module 308 to receive the gain added digital lowpass output signal and convert it to analog form which as illustrated in Figure 2 is coupled via resistance  $R_4$  to an analog feedback input of the summing amplifier 202.

**[0020]** Figure 4 illustrates an example of a digital-to-analog converter for use in a demodulator (e.g. 218, 220) in a system (e.g., 200) in accordance with an embodiment of the present invention. In particular, Figure 4 illustrates an example of a 4-bit D/A converter 400 which inverts a top bit  $A_3$  408 to convert the input from two's complement to unsigned binary. The bits ( $A_3$ - $A_0$ ) are then fed as an input signal  $D$  to an input  $B$  of integrator 406 which includes a comparator 402 which receives input  $D$  via input  $B$  and a  $D$  flip-flop 404 which is triggered by the output  $C$  of the comparator 402. The carry out signal of the integrator from the carryout output  $CO$  of comparator 402 is an analog feedback signal which feeds directly to a resistance (e.g., resistance  $R_3$  or  $R_4$ ).

**[0021]** In another version of the system embodiment of Figure 2, either or both of integrators 206 and 212 may include an up-down counter such as the illustrated example 406 that generates a carryout signal output in two's complement form which is sent out a carryout signal output ( $CO$ ) to be forwarded to a gain module. In the implementation example wherein the first

integrator 206 is implemented as a 16-bit integrator including an up-down counter, if the counter 406 reaches + 1023d or –1024d, it limits or clips the output to prevent the count from increasing or decreasing further. The output of the counter is therefore two's complement as is the carryout signal.

**[0022]** To calculate the gain of the demodulator, an example is useful. Consider the 4-bit demodulator 400:

**[0023]** The two's complement input has a range from –8 (1000) to +7 (0111). Consider the case where A=5 (0101). After inverting the most significant bit (MSB), the input to the integrator is 1101. Assume for this example, a one or hi is represented by +5 volts (V) and a zero or lo is represented by –5V.

D	S	OUT
0000	0000	0
1101	1101	0
1101	1010	1
1101	0111	1
1101	0100	1
1101	0001	1
1101	1110	0
1101	1011	1
1101	1000	1
1101	0101	1
1101	0010	1
1101	1111	0
1101	1100	1
1101	1001	1
1101	0110	1
1101	0011	1
1101	0000	1

**[0024]** The output sequence repeats after 16 clock cycles. There are three zeros and thirteen ones, or

$$\frac{3(-5)}{16} + \frac{13(5)}{16} = \frac{50}{16} = 5 \left[ \frac{V(1) - V(0)}{2^4} \right]$$

In general, the gain will be

$$\text{OUT} = D \left( \frac{V(1) - V(0)}{2^N} \right)$$

where the output signal (OUT) is the one-bit output, D the input, V(1) the voltage of a one at the output, V(0) the voltage of a zero at the output, and N the number of bits in the integrator. The gain and the demodulator can effectively be combined in an FPGA implementation example wherein the number of bits for the demodulator is arbitrary so that a user can program the number of bits as desired.

[0025] For the circuit depicted in Figure 2, the following parameters provide an example implementation design.

$$R_1 = R_3 = R_4 = 470\text{K}\Omega$$

$$R_2 = 4.7\text{K}\Omega$$

$$a_1 = 4 \text{ (demodulator gain for } V_{\text{REF}} = 0.25\text{V)}$$

$$a_2 = \frac{10}{2^{16}} (2^5) = \frac{10}{2048}$$

$$a_3 = \frac{10}{2^{24}} (2^6) = \frac{10}{2^{18}} = \frac{10}{262144}$$

$$f_{\text{clk}} = \frac{1}{T} = 10^6 \text{ Hz}$$

$$\text{thus } f_o = 197 \text{ Hz}$$

$$Q = 6.4$$

$$H_{\text{OBP}} = -205$$

$$H_{\text{OLP}} = -26200$$

[0026] Figure 5 illustrates a method 500 for filtering an analog input signal using a digital filter and analog feedback in accordance with an embodiment of the present invention. For illustrative purposes, the method is described in the context of Figure 1 with references to the embodiment of Figure 2 as well. The signal combiner 104 (e.g., summing amplifier 202) produces 502 an analog output signal  $V_A$  based upon an analog input signal  $V_{IN}$  and one or more analog feedback signals. A/D converter 106 (e.g., sigma delta modulator 204) converts the analog output signal  $V_A$  into a digital data stream. The digital filter 108 (e.g. integrator 206 and/or integrator 212) applies 506 a digital transfer function to the digital data stream resulting in a first digital output signal  $118_N$ . An example of a transfer function is a bandpass function as may be implemented by integrator 206 or a low-pass transfer function as may be implemented by integrators 206 and 212 in combination. The analog feedback module 112 (e.g. demodulator 218 or demodulator 204) converts 508 the digital output signal  $118_N$  to one of the one or more analog feedback signals  $116_N$ .

[0027] Although the elements are depicted as individual units, any combination of the elements of the transfer logic may be implemented in a field programmable gate array (FPGA), a digital signal processing (DSP) integrated circuit, software, hardware, firmware or any combination thereof and/or stored in any other type of computer usable medium.

[0028] The foregoing description of the embodiments of the present invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the present invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. It is intended that the scope of the present invention be limited not by this detailed description, but rather by the hereto appended claims.